Design of local parallel pattern processor for image

نویسندگان

  • MASATSUGU KIDODE
  • HIDENORI SHINODA
  • HARUO ASADA
چکیده

Several image processing machines have been designed and some of them already implemented. The Illiac III by McCormick,l hexagonal processor GLOPR by Golay,2 and bi, nary image processor BIP by Gray3 are examples. The idea of parallel processing hardware has proved its feasibility, appealing to a number of industrial applications. Special purpose image processors, such as the optical character reader,4 the white blood cell differential count analyzer, 5 the remotely sensed data analyzer6.7•19 and the computer tomography machine8 have their characteristic architectures according to their purpose. General purpose image processors have been proposed by several research groups9-11.18 and are demonstrating their ability. The problem now to be solved is determining what architecture of image processing machines is superior in the cost performance ratio. Trade offs in various aspects like speed, generality and economy, should be discussed. Our approach is a microprogram mabie local parallel pattern processor (PPP) which has several basic image processing functions in a simple hardware. In the second section, major concepts considered for the design of the PPP will be discussed, and in the third section, the details of the implementation of the basic image processing functions are described. Some simple examples of programming the PPP will be shown in the fourth section, but the details of command formats, application softwares for remotely sensed data analysis, medical image processing, etc. can be found in other papers. 1214

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Ultra-Low-Energy DSP Processor Design for Many-Core Parallel Applications

Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...

متن کامل

Fast Cellular Automata Implementation on Graphic Processor Unit (GPU) for Salt and Pepper Noise Removal

Noise removal operation is commonly applied as pre-processing step before subsequent image processing tasks due to the occurrence of noise during acquisition or transmission process. A common problem in imaging systems by using CMOS or CCD sensors is appearance of  the salt and pepper noise. This paper presents Cellular Automata (CA) framework for noise removal of distorted image by the salt an...

متن کامل

Computing the Hough Transform on a Scan Line Array Processor (Image Processing)

This paper describes a parallel algorithm for a line-finding Hough transform that runs on a linearly connected, SIMD vector of processors. We show that a high-precision transform, usually considered to be an expensive global operation, can be performed efficiently, in two to three times real time, with only local communication on a long vector. The algorithm also illustrates a decomposition pri...

متن کامل

An Effective Hybrid Genetic Algorithm for Hybrid Flow Shops with Sequence Dependent Setup Times and Processor Blocking

Hybrid flow-shop or flexible flow shop problems have remained subject of intensive research over several years. Hybrid flow-shop problems overcome one of the limitations of the classical flow-shop model by allowing parallel processors at each stage of task processing. In many papers the assumptions are generally made that there is unlimited storage available between stages and the setup times a...

متن کامل

A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure

The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010